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I. INTRODUCTION
voltages of transistors MI and M2 is kept constant and equal to a reference voltage vbjas. The differential output current of the circuit is equal to the input current. In [2] it was shown that the input resistance of the circuit is dependent only on the bias voltage Vbim and independent of the input current. A simple circuit to generate Vbias is shown in fig. 1 (b) . In fact, by using this circuit we close the translinear loop formed by Mi, M2, M3 and M4. Using a simple square-law transistor model:
it can be shown that the input resistance is given by [2] :
Variable gain circuits and analog multipliers are useful building blocks with many applications. In this paper a wideband CMOS current attenuator is presented, which can easily be extended to perform a four-quadrant current multiplication. The circuit consists of two interconnected MOS translinear loops [ 11 and is therefore insensitive to temperature or process variations. Furthermore, the circuit is insensitive to the body effect and therefore it is not necessary to place transistors in individual wells, which results in a relatively large bandwidth. The current gain of the attenuator is electronically variable between -1 and +1 by means of two controlling currents. The input currents of both the attenuator and the fourquadrant multiplier circuit may be differential or single currents.
CIRCUIT PRINCIPLE
The operation of the circuit is explained by first considering the stacked transistor structure shown in fig. I(a) . This circuit has been analyzed extensively [2] . The sum of the gate-source 0-7803-1254-6/93$03.00 0 1993 IEEE If we could connect the inputs of two of these circuits in parallel, then the input current would be distributed between the two circuits in a way determined by the values of the input resistances and thus by the values of the bias currents. The current distribution could then be controlled by changing the values of the bias currents. However, the input node of the circuit in fig. 1 (a) also carries a dc-voltage equal to half of Vbras. Therefore, a parallel connection of two of these circuits is only possible if the bias voltages are equal.
A circuit that does not have this limitation is shown in fig. 2 . In this circuit, the translinear loop Mi..M4 is arranged in an "up-down'' topology [I] . Just as in fig. 1 the transistors M3 and M4 conduct the constant current Ibras. The current mirror M5, M6 is used to force the difference between the drain currents of Mi and M2 equal to the input current Iin, as is the case in fig.  1 (a) . Now, the input resistance R l n (eqn. (2)) is not given with respect to ground, but it is the differential input resistance between the nodes A and B. In fig. 2 the input current may be a single current as shown, but it can also be a differential current between the nodes A and B. A common mode input current at nodes A and B is eliminated by the current mirror Ms, M6.
A fully symmetrical circuit with an improved high frequency behavior is obtained by replacing the current mirror Ms, M6 by two mirrors connected anti-parallel. This is shown in fig. 3 .
The circuits of figures 2 and 3 do not have a bias voltage between their input nodes A and B. Therefore, two circuits can be placed in parallel, as illustrated in fig. 4(a) . The input current will now be distributed between the two circuits depending on the values of their input resistances. A part Iinl will flow into one subcircuit and a part Iln2 will flow into the other subcircuit:
The differential input resistances Rin1 and Rjn2 are dependent on the corresponding bias currents Ibi and Ib2 according to (2). In fig. 4 (a) the outputs of the two subcircuits are cross-coupled. Therefore, the differential output current rout will be equal to the difference between the differential output currents of the subcircui ts: rout = rouri-roui2 = I,nl-I,n2 
Substituting (3) and (4) into (5) results in:
Using (2) to obtain the values of the input resistances gives: Therefore, we see that the output current is linearly dependent on the input current with a variable gain defined by the two bias currents. For each subcircuit the absolute value of the input current is limited to four times the bias current 
FOUR-QUADRANT CURRENT

MULTIPLICATION
The current gain as given by (7) is a nonlinear function of the bias currents. It will now be shown that a third circuit as shown in fig. 2 or 3 can be used to obtain a gain that is linearly dependent on a single control current.
Eqn. (7) would become linear if the sum of the square root terms in the denominator is kept constant and the difference of the square root terms in the numerator is proportional to a control current. This is exactly what happens in the circuits of figures 2 and 3 for the drain currents of transistors Mi and M2. In these circuits, the sum of the gate-source voltages of Mi and M2 and thus the sum of the square roots of their drain currents is kept constant. The difference between these gate source voltages is proportional to the input current [in because of the constant input resistance. Therefore, the drain currents of Mi and M2 can be used as the bias currents I b i and Ib2. This is illustrated in fig. 4@ ). The response of the complete circuit is now gven by the following expression: This is the transfer of a four-quadrant current multiplier. The input current ranges are as follows:
I fin I 5 8Ihias -2 I Icontml I , and I [control I 5 41h:ns (10)
IV. SIMULATION AND MEASUREMENT
RESULTS
The circuit from fig. 4 (a) was realized in a standard 2.5 pni CMOS process using transistors with a channel length of 5 bm and a channel width of 50 pm. Fig. 5 shows a microphotograph of the test chip, which contains two current attenuator circuits. Fig. 6 shows the measured output current of the circuit and the first derivative. The measured nonlinearity is less than 1 % over the entire input current range, as given by (8) or (IO) . Simulations indicate that a -3dB bandwidth of 100 MHz is feasible using transistors with a channel length of 5 pm Jg. 4 The complete current attenuator circuit (a). The gain is given by: 
V. CONCLUSION
A new CMOS current attenuator has been presented, which can easily be extended to perform a four-quadrant current multiplication.
The circuits performance is insensitive to temperature and process variations. The circuit features a measured nonlinearity of less than 1 % over the entire input current range. The circuit is insensitive to the body effect and it is therefore not necessary to place transistors in individual wells connected to their sources. This results in a relatively large bandwidth.
Simulations indicate that a -3dB bandwidth of 100 MHz is feasible.
